logo
  • Գլխավոր
  • Որոնում
  • Մուտք
  • Գրանցվել
  • Լրիվ դրույք

    ԱՇԽԱՏԱՆՔԻ ԱՄՓՈՓՈՒՄ

    Տեղադրված է՝2019-02-22 Կարիերայի մակարդակՓորձառուԿրթության մակարդակԲակալավրՄագիստրոսՏարիների փորձ3 - 5 ԱշխատավարձN/A Վավեր է մինչև2024-11-21

    Cisco Systems Armenia

    We connect everything: people, processes, data, and things. We are dreamers and we are doers! We are Cisco! categories

    Կոնտակտային տվյալներ

    Կոնտակտային անձ HR Էլ. փոստ hr.armenia@cisco.com Հեռախոս +37410512222 Վեբկայք http://www.cisco.com

    Hardware Engineer

    What You'll Do 
    Main responsibilities include: 
    • Physical Synthesis
    • Place and Route
    • Optimization
    • Timing closure
    • Verification of high speed chip blocks
    • Design Floor Planning
    Who You'll Work With 
    In addition to working alongside talented colleagues, candidates will have many opportunities to learn through coaching and stretch assignment opportunities. They will be guided by feedback and support to accelerate the learning and maximize their knowledge.  
    
    Who You Are 
    Essential requirements:
    • BS/MS in Electrical Engineering or Computer Science
    • 2+ year minimum of hands-on experience in ASIC design and verification
    • Understanding of ASIC design methodology and flow all the way from netlist to GDSII
    • Understanding of Static Timing Analysis and timing closure
    • Knowledge and hands on experience in block level synthesis, place and route, timing closure. Knowledge of Cadence (RC, EDI, etc ) or Synopsys (DC, ICC, etc) design tools
    • Understanding of design constraints and manipulation. Automation and programming-minded. Self-motivated, able to work independently or as a team player
    • Excellent English verbal and written communication skills
    • Understands the big picture and detail oriented during execution.

    ԴԻՄԵԼ ԱՅՍ ԱՇԽԱՏԱՏԵՂԻ ՀԱՄԱՐ

    կամ

    A PHP Error was encountered

    Severity: Core Warning

    Message: Module 'igbinary' already loaded

    Filename: Unknown

    Line Number: 0

    Backtrace: